



- Folding Block Implementation
- Folding ADC Output Logic Table



Code	2-bit MSB	V1	V2	V3	V4
15		1	0	0	0
14		1	1	1	1
13		1	1	1	1
12		0	1	1	1
11	11	0	0	0	0
10	10	0	0	0	0
9		0	0	0	0
8		1	0	0	0
7		1	1	1	1
6		1	1	1	1
5		1	1	1	1
4		0	1	1	1
3	01	0	0	1	1
2	00	0	0	0	0
1		0	0	0	0
0		0	0	0	0

Serial ADC Algorithms



After finding $V_{in} > V_r/4$:

1. Divided reference algorithm:



$$V_{in} >? V_r/4 + V_r/8 \quad ?$$


2. Multiplied remainder algorithm:

$$2V_{err} = 2(V_{in} - V_r/4) >? V_r/4$$

Same answer ! ("No")

Inband Tone Generation





$$Y = U + [H - 1] \cdot E$$

$$y(n) = u(n) + [h(n) - \delta(n)] * e(n)$$

But $h(0) = 1$, since delay-free loops are not physical, so

$$y(n) = u(n) + \sum_{i=1}^{\infty} h(i) \cdot e(n-i)$$

$|y(n)|_{\max} \leq M$ guarantees stability,

Initially $|e(n-i)| \leq 1$,

Note that $h(0) = 1 \rightarrow H(z)|_{z \rightarrow \infty} = 1$.